



(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
09.07.2003 Bulletin 2003/28

(51) Int Cl.7: **G11C 14/00, G11C 7/20**

(21) Application number: **03075105.1**

(22) Date of filing: **14.04.1999**

(84) Designated Contracting States:
DE FR GB

(30) Priority: **14.04.1998 US 59871**

(62) Document number(s) of the earlier application(s) in accordance with Art. 76 EPC:
99917524.3 / 1 072 040

(71) Applicant: **Micron Technology, Inc.**
Boise, ID 83707 (US)

(72) Inventors:
• **Gadbois, Jason B.**
Minneapolis, Minnesota 55413 (US)

• **Sather, Jeff S.**
Medina, Minnesota 55359 (US)
• **Thurst, Allan Jr.**
Anoka, Minnesota 55303 (US)

(74) Representative:
Fox-Male, Nicholas Vincent Humbert et al
Eric Potter Clarkson
Park View House
58 The Ropewalk
Nottingham NG1 5DD (GB)

Remarks:

This application was filed on 08 - 01 - 2003 as a divisional application to the application mentioned under INID code 62.

(54) **Non-volatile storage latch**

(57) A non-volatile latching element is provided that includes one or more magnetic elements therein. By programming the magnetic elements to appropriate resistance values, the latching element assumes a pre-programmed state upon power up. The magnetic elements are preferably programmed using either a one or

two layer word line. In another aspect of the present invention, the magnetic elements are formed as pseudo-spin valve structures utilizing only CoFe as the active ferromagnetic layers, with one ferromagnetic layer thinner than the other. This simplifies the design while maintaining the high moment material to achieve large GMR ratios.




Fig. 1

Description

Background of the Invention

[0001] This invention relates to the field of electronic memory devices, and more particularly, to non-volatile memory elements that assume a desired state when power is applied.

[0002] Most digital electronic devices use both logic gates and memory elements to implement a desired function. The memory elements are used to store initial, intermediate and/or final data. The logic gates are used to provide and/or receive the data to/from the memory elements, and perform the necessary data manipulation. In a typical digital system, the basic memory or storage elements are bi-stable logic circuits known as latching elements. There are numerous types of latching elements including, for example, D-latches, RS-latches, JK-latches, etc. These latching elements are often combined to form various forms of flip-flops or other storage devices.

[0003] Latching elements typically use one or more feedback paths that have an even number of inversions. By providing an even number of inversions, the feedback path reinforces the data state of the latching element. To write a desired state to the latching element, the feedback path is typically overdriven or a switch is provided to the latching element. The most basic latching element includes a pair of cross-coupled inverters. There are, however, numerous other known implementations.

[0004] Conventional latching elements suffer from a number of limitations, some of which are described below. First the initial state of a latching element is typically unknown. This limitation can cause a number of problems in a circuit or system. For example, the enable signal of selected output buffers is typically either directly or indirectly controlled by the state of a latching element. Because the state of the latching elements are unknown upon power-up, one or more of the output buffers may be enabled simultaneously. This is particularly problematic when the output buffers are coupled to a bi-directional bus where one buffer may attempt to overdrive another, thereby drawing significant power and possibly causing damage to selected circuit elements.

[0005] To alleviate this and other problems, many systems require an initialization procedure to be executed shortly after power-up. One purpose of the initialization procedure is to initialize the state of selected latching elements. The initialization procedure may, for example, reset selected latching elements to disable the output buffers of a circuit or system. Generally, the initialization procedure initializes selected latching elements to prepare the device for subsequent processing. Requiring an initialization procedure increases the time required to boot the system.

[0006] Another related limitation of many conventional latching elements is that the data stored therein is lost

when power is lost or otherwise interrupted. For example, when a personal computer or other data processing system loses power, the data stored in the latching elements are lost. When power is restored, the data processing system assumes an initial state that is unrelated to the state of the data processing system before the power loss. Often, much of the processing that was completed coincident with or prior to the power loss is lost, or must be re-constructed and/or re-executed which can be a time consuming and tedious task.

[0007] In high reliability applications, a primary power source and an auxiliary power source may be provided to reduce the likelihood that the latching elements will experience a power loss. In such systems, an auxiliary power source is used when the primary power fails. A limitation of this approach is that significant overhead is required including an auxiliary power source, a power degradation detection mechanism and a power switching mechanism. In addition, the auxiliary power source is often a battery or the like that has a limited lifetime. Therefore, if the primary power source fails for an extended period of time, the auxiliary power source may also fail causing the latching elements to lose the data stored therein.

[0008] Another approach for minimizing the loss of data after a power failure is to maintain an audit trail for each transaction submitted to the system. In such a system, an audit trail is periodically written to a non-volatile storage medium such as a magnetic tape or hard drive. The audit trail typically includes a listing of the status of each transaction that is submitted to the processor. If the power fails, the latching elements within the system lose the data stored therein, as described above. However, after power is restored, the audit trail can be used to reconstruct that status of each transaction. Only those transactions that were not completed and stored must be re-submitted for processing. This can significantly reduce the amount of data re-processing required after a power failure. However, significant time and resources are typically required to read the audit trail data and determined the status of each transaction.

[0009] A reference by Delbert Ballard entitled "Computer Memory Storage Device" (U.S. Patent No. 3,573,485) discloses a flip-flop circuit formed with a pair of electronic-switching elements. Connected in the circuit with at least one of these switching elements as an impedance coupler is a passive storage element. A digital signal to be stored is written into the passive storage element, thereby changing its effective impedance in the circuit.

[0010] A reference by James Daughton entitled "Differential Arrangement Magnetic Memory Cell" (U.S. Patent 4,751,677) discloses a memory cell having a plurality of storage structures. Two magnetoresistive memory cells are placed in a bistable circuit, or flip-flop.

[0011] A reference by Motorola, Inc. (European Patent Application 0 776 011 A2) entitled "Magnetic Memory and Method Therefor" discloses a magnetic memory

utilizing a magnetic material to concentrate a magnetic field in a magnetic memory cell element.

[0012] It would be desirable, therefore, to provide a latching element that assumes a desired state upon power-up. This may reduce or eliminate the need for an initialization procedure. It would also be desirable to provide a latching element that does not lose data when power is lost or otherwise interrupted. This may reduce the need to provide an auxiliary power source and/or audit trail system or the like.

Summary of the Invention

[0013] The present invention provides apparatus as defined in Claim 1.

[0014] The apparatus may include the features of any one or more of dependent Claims 2 to 15.

[0015] The present invention overcomes many of the disadvantages of the prior art by providing a bi-stable latching or storing element that assumes a known initial state upon power up. The present invention also provides a latching element that does not lose data when power is lost or otherwise interrupted. This is accomplished by incorporating one or more magnetic means or elements adjacent the latching element. The magnetic means or elements preferably have at least two stable magneto-resistive states. By programming the magnetic elements to appropriate resistance values, the latching element may assume a desired or known initial state upon power up. By programming the magnetic elements each time the latching element is written during normal functional operation, the data stored therein may not be lost when power is lost or otherwise interrupted.

[0016] In one illustrative embodiment of the present invention, a latching or storage element is powered by a power supply, and selectively stores a bit of data having one of two stable states. A first magnetic element is interposed between a first portion of the latching element and the power supply. The first magnetic element provides a first magnetically programmable resistance, which causes the latching element to assume a desired one of the two stable states upon power-up of the power supply. A second magnetic element may also be interposed between a second portion of the latching element and the power supply for providing a second magnetically programmable resistance, which may be different from the first magnetically programmed resistance. The second magnetic element may aid the latching element in assuming the desired one of the two stable states upon power-up of the power supply.

[0017] An input voltage supply circuit, adjacent the latching element, includes both a first resistor and a first magnetic element, wherein the first resistor and a first magnetic element are connected in a first half bridge configuration. The input voltage is then provided from the interconnection of the first resistor and the first magnetic element. By programming the first magnetic element to have the appropriate resistance value, the input

voltage may be adjusted to write the desired state into the latching element upon initial power-up. The input voltage supply circuit may further include a second resistor and a second magnetic element, wherein the second resistor and the second magnetic element are connected in a second half bridge configuration. The input voltage may then be provided between the interconnection of the first resistor and the first magnetic element, and the interconnection of the second resistor and the second magnetic means or element.

[0018] To maximize the input voltage amplitude, the first magnetic element is preferably programmed to a predetermined one of the two magnetically programmable resistance values and the second magnetic element is preferably programmed to the opposite one of the two magnetically programmable resistance values. This assumes, of course, that both the first and second magnetic elements are positioned in adjacent legs of the corresponding half bridge circuits. It is contemplated that a selector may be positioned between the input voltage supply circuit and the latching element to selectively provide the input voltage to the storage element. The selector is preferably activated after power-up is underway or complete.

[0019] In each of the above illustrative embodiments, it is contemplated that the magnetic elements may be programmed by passing a write current adjacent to the corresponding magnetic elements. The write current magnetizes the magnetic elements in one of two stable magnetic states. The magnetic state controls the resistive value of the corresponding magnetic element. By changing the direction of the write current relative to the corresponding magnetic element, the magnetic state and thus the resistance of the magnetic element may be changed.

[0020] As indicated above, some embodiments of the present invention include both first and second magnetic elements wherein it is desirable to program (i.e. write) the first magnetic element into one state and the second magnetic element into the opposite state. In one embodiment of the present invention, the first and second magnetic elements are written into opposite states by using a single write line. The single write line is laid out to approach the first magnetic element from a first direction and the second magnetic element from an opposite direction. In this configuration, write current passing through the write line produces a magnetic field that intersects the first magnetic element from a first direction and the second magnetic element from the opposite direction. Accordingly, the write current writes a first state into the first magnetic element and an opposite state into the second magnetic element. By choosing the direction of the write current, the first and second magnetic elements may be written into desired but opposite states.

[0021] In another illustrative embodiment, a write line having two separate layers may be provided. Preferably, an upper layer is provided above the magnetic element and a lower layer is provided below the magnetic ele-

ment. In one embodiment, current is provided in a single direction, for example from left to right, through a selected one of the two layers. When current is provided through, the upper layer, one state is written into the magnetic element. When current is provided through the lower layer, the opposite state is written into the magnetic element.

[0022] In another embodiment, the two layers are electrically connected on one side of the magnetic element. In this configuration, current flows through the upper layer, through the connection, and back through the lower layer, or vice-versa. The magnetic fields provided by the upper layer and lower layer are thus additive, thereby increasing the magnetic field at the magnetic element and potentially reducing the current required to switch the device.

[0023] In all of the above illustrative embodiments, it is contemplated that the magnetic elements may include AMR type materials, GMR type materials, CMR type materials, spin dependent tunneling type devices, spin valve type devices, or any other magnetic material or device. In a preferred embodiment, the magnetic elements are "pseudo" spin valve structures. A pseudo spin valve structure preferably includes an electrically conducting, magnetically insulating material such as Cu that is sandwiched between two relatively hard active ferromagnetic layers such as CoFe. The two relatively hard active ferromagnetic layers preferably include a top active ferromagnetic layer and a bottom active ferromagnetic layer. The softer permalloy (NiCoFe) cladding layers of a conventional spin valve structure, as described in for example U.S. Patent No. 5,595,830 to Daughton, are preferably removed.

[0024] The top active ferromagnetic layer is preferably the storage layer and the bottom active ferromagnetic layer is preferably a hard layer. To permit the magnetization vector of the top storage layer to rotate in response to a write current, the thickness of the top storage layer is reduced relative to the bottom hard layer. The difference in thickness of the two ferromagnetic layers produces a differential in coercivities of the two layers. In a preferred embodiment, the coercivity of the thinner storage layer is sufficiently small to permit the magnetization vector thereof to rotate in response to a write current. For latching elements, the coercivity of the thinner storage layer is also made sufficiently large to prevent the demagnetization fields of the bottom hard layer from rotating the magnetization vector of the storage layer anti-parallel to the magnetization vector of the hard layer. By eliminating the softer permalloy NiCoFe cladding layers of conventional spin valve structures, the "pseudo" spin valve structure of the present invention simplifies the film stack and hence the deposition process, maintains the high moment material essential to large GMR ratios, and increases the thermal stability of the bit through processing.

Brief Description of the Drawings

[0025] Other objects of the present invention and many of the attendant advantages of the present invention will be readily appreciated as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, in which like reference numerals designate like parts throughout the figures thereof and wherein:

Figure 1 is a schematic view of the first illustrative embodiment of the present invention including a programmable input voltage supply circuit coupled to a conventional latching or storage element;

Figure 2 is a partial perspective view of a latching element having two magnetic elements disposed above the electronic circuitry in accordance with a preferred embodiment of the present invention;

Figure 3 is a schematic view of a magnetic latching element, showing illustrative write lines overlaying the magnetic elements;

Figure 4 is a schematic view of an illustrative two layer word line structure for selectively writing a desired state to a magnetic element;

Figure 5 is a schematic view of yet another two layer word line structure for selectively writing a desired state to a magnetic element;

Figure 6A is an illustrative partial perspective side view of a Pseudo-Spin Valve (PSV) magnetic element in accordance with the present invention; and Figure 6B is an illustrative cross-sectional side view of the Pseudo-Spin Valve (PSV) magnetic element of Figure 6A.

Detailed Description of the Preferred Embodiments

[0026] Figure 1 is a schematic view of a first illustrative embodiment of the present invention including a programmable input voltage supply circuit 10 coupled to a conventional latching or storage element 12. The input voltage supply circuit 10 provides an input voltage to the latching element 12 upon power-up, wherein the input voltage assumes one of two states. The input voltage supply circuit 10 includes at least one magnetic element that has at least two stable states. By programming the magnetic element to have the appropriate resistance value, the input voltage may be adjusted to write the desired state into the latching element 12 upon initial power-up.

[0027] The input voltage supply circuit 10 includes both a first resistor 14 and a first magnetic element 16, wherein the first resistor 14 and a first magnetic element 16 are connected in a first half bridge configuration. The input voltage is then provided from the interconnection 18 of the first resistor 14 and the first magnetic element 16. By programming the first magnetic element 16 to have the appropriate resistance value, the input voltage

may be adjusted to write the desired state into the latching element 12 upon initial power-up.

[0028] The input voltage supply circuit 10 may further include a second resistor 20 and a second magnetic element 22, wherein the second resistor 20 and the second magnetic element 22 are also connected in a half bridge configuration. In the embodiment shown, the first resistor 14, first magnetic element 16, second resistor 20 and second magnetic element 22 form a full bridge configuration. Accordingly, the input voltage may be provided between the interconnection 18 of the first resistor 14 and the first magnetic element 16, and the interconnection 24 of the second resistor 20 and the second magnetic element 22. The input voltage must be sufficiently high to overdrive the cross-coupled inverter pair of the latching element 12 to affect a write.

[0029] To maximize the input voltage amplitude, the first magnetic element 16 is preferably programmed to a desired one of the two magnetically programmable resistance states and the second magnetic element 22 is programmed to the opposite programmable resistance state. Although not explicitly shown, it is contemplated that both of the magnetic elements 16 and 22 may be provided in the upper legs of the bridge, and the two resistors 14 and 20 may be provided in the lower legs. Likewise, it is contemplated that the second resistor 20 may replace the second magnetic element 22, and vice-versa. In this latter configuration, the maximum input voltage amplitude may be achieved by programming the first magnetic element 16 and the second magnetic element 22 in the same state.

[0030] It is contemplated that a selector 28 may be positioned between the input voltage supply circuit 10 and the latching element 12 to selectively provide the input voltage to the latching element 12. As shown, the selector may include a first transistor 30 and a second transistor 32. Preferably, a select signal is provided to the gates of transistors 30 and 32 after power-up is underway or complete.

[0031] Figure 2 is a partial perspective view of a latching element having electronic circuitry 60 and two magnetic elements 42 and 44 disposed above the electronic circuitry 60. The electronic circuitry 60 preferably includes selected metal interconnect layers, vias and contacts necessary to interconnect the electronic circuitry to the magnetic elements 42 and 44. By providing the magnetic elements after contact and via processing, higher densities may be achieved.

[0032] Figure 3 is a schematic view of a magnetic latching element, having illustrative write lines overlaying the magnetic elements 42 and 44. The electronic circuitry 60 is shown in phantom below the magnetic elements. As indicated above with reference to Figures 1, the magnetic elements 42 and 44 are preferably programmed to a desired state. In some embodiments, it is desirable to program the magnetic elements 42 and 44 into the same state, while in other embodiments it is desirable to program the magnetic elements 42 and 44 into

opposite states.

[0033] Most magneto-resistive memory elements can be written into one of two states. This is typically done by providing a write line adjacent to the magnetic elements, and passing a write current through the write line. The write current produces a magnetic field, which intersects the magnetic element in one of two directions. If the magnetic field intersects the magnetic element in a first direction, the magnetic element is written into a first state. If the magnetic field intersects the magnetic element in a second direction, the magnetic element is written into a second state.

[0034] Referring specifically to Figure 3, a first write line 70 is provided over the first magnetic element 42, and a second write line 72 is provided over the second magnetic element 44. A phantom box is shown at 74, which may represent different functions depending on the desired writing scheme. In one embodiment, the phantom box 74 simply connects the first write line 70 and the second write line 72. As such, a write current I_1 can be passed down the first write line 72 and back the second write line 74. Assuming the first magnetic element 42 and the second magnetic element 44 each have hard layers that are magnetized in the same direction, for example from left to right as shown at 77, the write current I_1 writes a first resistive state to the first magnetic element 42 and an opposite resistive state to the second magnetic element 44. The direction of the write current can be reversed to reverse the state written to the first and second magnetic elements 42 and 44.

[0035] In another embodiment, the phantom box 74 may either directly or indirectly connect the first write line 70 and the second write line 72 to a predetermined voltage such as ground. In this embodiment, the first write line 70 and the second write line 72 independently control the write state of the first and second magnetic elements 42 and 44, respectively.

[0036] In yet another embodiment, the phantom box 74 may include logic or the like to help control the writing of the first and second magnetic elements 42 and 44. For example, the phantom box 74 may include a switch that selectively connects the first write line 70 and the second write line. This may be particularly useful when the first write signal 76 and the second write signal 78 service more than one latching element. The switch may provide a degree of control over which of the latching elements are written during a particular write cycle.

[0037] Figure 4 is a schematic view of an illustrative two-layer word line structure for selectively writing a desired state to a magnetic element. As disclosed above, the magnetic elements may be programmed by passing a write current adjacent to the corresponding magnetic elements. The write current magnetizes the magnetic elements in one of two stable magnetic states. By changing the direction of the write current relative to the magnetization vector of the hard layer of the corresponding magnetic element, the magnetic state of the magnetic element may be changed.

[0038] The embodiment shown in **Figure 4** uses a two-layer word line structure to write one of two states to the corresponding magnetic element 84. The two-layer word line includes an upper word line 80 and a lower word line 82, wherein the upper word line 80 is positioned above the magnetic element 84 and the lower word line 82 is positioned below the magnetic element 84. In the embodiment shown, the ends of the upper and lower word lines 80 and 82 are either directly coupled to ground, as shown at 86, or indirectly coupled to ground through a current limiting resistor or the like (not shown). In this configuration, a first driver 88 may provide a write current 96 through the upper word line 80, which produces a magnetic field that is parallel to the illustrative magnetization vector 92 of the hard layer 94, which may write a first state to the magnetic element 84. A second driver 90 may provide a write current 98 through the lower word line 82, which produces a magnetic field that is anti-parallel with the illustrative magnetization vector 92 of the hard layer 94, which may write an opposite state to the magnetic element 84. Preferably, only one of the first and second drivers 88 and 90 is asserted at any given time.

[0039] **Figure 5** is a schematic view of yet another two-layer word line structure for selectively writing a desired state to a magnetic element. This embodiment is similar to the embodiment of **Figure 4**, except that the upper word line 80 is electrically connected to the lower word line 82 through a connection, schematically illustrated at 100. To write a first state to the magnetic element 84, the first driver 88 provides a write current 102 to the upper word line 80, through connection 100, through the lower word line 82, and finally to the second driver 90. Because the currents through the upper word line 80 and lower word line 82 are in opposite directions, the magnetic fields provided thereby are additive. This may effectively double the magnetic field at the magnetic element 84 relative to the embodiment shown in **Figure 4**, potentially reducing the write current required to write to the magnetic element 84. To write the opposite state to the magnetic element 84, the second driver 90 may provide a write current 104 to the lower word line 82, through connection 100, through the upper word line 80, and finally to the first driver 88. Again, the magnetic fields provided by current 104 in the lower word line 82 and the upper word line 80 are additive, thereby potentially reducing the write current required to write to the magnetic element 84.

[0040] It is contemplated that the above word line structures may include a magnetic keeper to further increase the magnetic field at the magnetic element.

[0041] The magnetic elements are preferably formed using "pseudo" spin valve structures, such as that shown in **Figure 6A** and **Figure 6B**. Referring specifically to **Figure 6B**, the pseudo spin valve structure preferably include an electrically conducting, magnetically insulating layer 110 that is sandwiched between two active ferromagnetic layers 112 and 114. The electrically

conducting magnetically insulating layer 110 is preferably formed from Cu or the like, and the two active ferromagnetic layers 112 and 114 are preferably formed from a hard material such as CoFe or the like. The softer permalloy (NiCoFe) cladding layers of a conventional spin valve structure (as described in for example U.S. Patent No. 5,595,830 to Daughton) are preferably removed, and the bottom CoFe layer is preferably provided directly on a tantalum seed layer (not shown).

[0042] In the illustrative embodiment shown in **Figure 6A** and **Figure 6B**, the top active ferromagnetic layer 112 is a storage layer and the bottom active ferromagnetic layer 114 is a hard layer. To permit the magnetization vector of the top storage layer 112 to rotate in response to a write current, the thickness of the top storage layer 112 is reduced relative to the bottom hard layer 114. The difference in thickness of the two CoFe layers produces a differential in coercivities of the two layers. In a preferred embodiment, the coercivity of the thinner storage layer 112 is made sufficiently large to prevent the demagnetization fields of the bottom hard layer 114 from rotating the magnetization vector 116 of the storage layer 112 anti-parallel to the magnetization vector of the hard layer 114. By eliminating the softer permalloy NiCoFe cladding layers of conventional spin valve structures, the "pseudo" spin valve structure of the present invention simplifies the film stack and hence the deposition process, maintains the high moment material essential to large GMR ratios, and increases the thermal stability of the bit through processing.

[0043] Having thus described the preferred embodiments of the present invention, those of skill in the art will readily appreciate that the teachings found herein may be applied to yet other embodiments within the scope of the claims hereto attached.

Claims

1. A non-volatile latch, comprising:

a latching element powered by a power supply, said latching element selectively storing a bit of data having one of two stable states; and first magnetic means interposed between a first portion of said latching element and said power supply for providing a first magnetically programmable resistance therein, said first magnetic means causing said latching element to assume a desired one of the two stable states upon power-up of said power supply.

2. A non-volatile latch according to claim 1 further comprising:

second magnetic means interposed between a second portion of said latching element and said power supply for providing a second mag-

netically programmable resistance therein.

3. A non-volatile latch according to claim 1 wherein said latching element comprises a first inverting logic element and a second inverting logic element coupled together in a cross-coupled configuration, wherein each of said first and second inverting logic elements has a first power supply terminal and a second power supply terminal.
4. A non-volatile latch according to claim 3 wherein said first magnetic means is connected between the first power supply terminal of said first inverting logic element and a first voltage; said second power supply terminal of said first inverting logic element being coupled to a second voltage.
5. A non-volatile latch according to claim 4 further comprising:
 - a second magnetic means for providing a second magnetically programmable resistance value, wherein said second magnetic means is connected between the first power supply terminal of said second inverting logic element and the first voltage; said second power supply terminal of said second inverting logic elements coupled to the second voltage.
6. A non-volatile latch according to claim 5 wherein the first voltage is positive with respect to ground, and the second voltage is ground.
7. A non-volatile latch according to claim 5 wherein the first voltage is ground, and the second voltage is positive with respect to ground.
8. A non-volatile latch according to claim 4 further comprising a second magnetic means for providing a second magnetically programmable resistance value, wherein said second magnetic means is connected between the second power supply terminal of said second inverting logic element and the second voltage; said first power supply terminal of said second inverting logic element coupled to the first voltage.
9. A non-volatile latch according to claim 1 wherein said first magnetic means comprises an AMR material.
10. A non-volatile latch according to claim 1 wherein said first magnetic means comprises a GMR material.
11. A non-volatile latch according to claim 1 wherein said first magnetic means comprises a CMR material.

12. A non-volatile latch according to claim 1 wherein said first magnetic means comprises a spin tunneling element.

13. A non-volatile latch according to claim 1 wherein said first magnetic means comprises a pseudo spin valve element.

14. A non-volatile latch powered by a first voltage and a second voltage, comprising:

a first p-channel transistor having a gate terminal, a source terminal and a drain terminal, said source terminal of said first p-channel transistor connected to the first voltage;
 a first n-channel transistor having a gate terminal, a source terminal and a drain terminal, said drain terminal of said first n-channel transistor connected to said drain terminal of said first p-channel transistor, and said gate terminal of said first n-channel transistor connected to said gate terminal of said first p-channel transistor;
 a second p-channel transistor having a gate terminal, a source terminal and a drain terminal, said source terminal of said second p-channel transistor connected to the first voltage;
 a second n-channel transistor having a gate terminal, a source terminal and a drain terminal, said drain terminal of said second n-channel transistor connected to said drain terminal of said second p-channel transistor, and said gate terminal of said second n-channel transistor connected to said gate terminal of said second p-channel transistor;
 said drain terminal of said first n-channel transistor connected to said gate terminal of said second n-channel transistor, and said drain terminal of said second n-channel transistor connected to said gate terminal of said first n-channel transistor, and
 a first magnetic means for providing a first magnetically programmable resistance value connected between the source of the first n-channel transistor and the second voltage.

15. A non-volatile latch according to claim 14 wherein said first magnetic means comprises a material selected from the group consisting of an AMR material, a GMR material and a CMR material.

16. A non-volatile latch according to claim 14 wherein said first magnetic means comprises a spin tunneling element.

17. A non-volatile latch according to claim 14 wherein said first magnetic means comprises a spin valve element.

18. A non-volatile latch according to claim 14 further comprising:

a second magnetic means for providing a second magnetically programmable resistance value connected between the source of the second n-channel transistor and the second voltage. 5

19. A non-volatile latch according to claim 14 wherein the first voltage is positive with respect to ground, and the second voltage is ground. 10

20. A non-volatile latch according to claim 14 further includes a programming means for programming the resistance value of said first magnetic means. 15

21. A non-volatile latch according to claim 20 wherein the programmable resistance value of said first magnetic means two stable states, and said programming means programs the resistance value of said first magnetic means to be in one of the two stable states. 20

22. A non-volatile latch according to claim 21 wherein said programming means includes a writing means that is spaced from said first magnetic means for writing one of the two stable states into said first magnetic means. 25


30

23. A non-volatile latch according to claim 22 wherein the programmable resistance value of said second magnetic means has two stable states, and said programming means programs the resistance value of said second magnetic means to be in one of the two stable states. 35

24. A non-volatile latch according to claim 23 wherein said programming means programs the resistance value of said second magnetic means in the opposite state as the first magnetic means. 40

25. A non-volatile latch, comprising:

a latching element powered by a power supply, said latching element selectively storing a bit of data having one of two stable states; and first magnetic means interposed between a first portion of said latching element and said power supply for providing a first magnetically programmable resistance therein, said first magnetic means causing said latching element to assume a desired one of the two stable states upon power-up of said power supply. 45 50 55






Fig. 2






Fig. 3






Fig. 6A




Fig. 6B



(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:
16.06.2004 Bulletin 2004/25

(51) Int Cl.⁷: **G11C 14/00**, G11C 7/20,
G11C 11/15

(43) Date of publication A2:
09.07.2003 Bulletin 2003/28

(21) Application number: 03075105.1

(22) Date of filing: 14.04.1999

(84) Designated Contracting States:
DE FR GB

- **Sather, Jeff S.**
Medina, Minnesota 55359 (US)
- **Thurst, Allan Jr.**
Anoka, Minnesota 55303 (US)

(30) Priority: 14.04.1998 US 59871

(62) Document number(s) of the earlier application(s) in accordance with Art. 76 EPC:
99917524.3 / 1 072 040

(74) Representative:
Fox-Male, Nicholas Vincent Humbert et al
Eric Potter Clarkson
Park View House
58 The Ropewalk
Nottingham NG1 5DD (GB)

(71) Applicant: Micron Technology, Inc.
Boise, ID 83707 (US)

(72) Inventors:
• **Gadbois, Jason B.**
Minneapolis, Minnesota 55413 (US)

(54) Non-volatile storage latch

(57) A non-volatile latching element is provided that includes one or more magnetic elements therein. By programming the magnetic elements to appropriate resistance values, the latching element assumes a pre-programmed state upon power up. The magnetic elements are preferably programmed using either a one or

two layer word line. In another aspect of the present invention, the magnetic elements are formed as pseudo spin valve structures utilizing only CoFe as the active ferromagnetic layers, with one ferromagnetic layer thinner than the other. This simplifies the design while maintaining the high moment material to achieve large GMR ratios.




Fig. 1



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 03 07 5105

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	EP 0 293 231 A (RAYTHEON CO) 30 November 1988 (1988-11-30)	1,3,25	G11C14/00
A	* page 5, line 7 - page 5, line 47 *	9-13	G11C7/20
A	* page 9, line 16 - page 9, line 61 *	1-13	G11C11/15
	<<<N O N - C I T E D D O C U M E N T>>>		
	US 4 751 677 A (FORSSELL PER N ET AL) 14 June 1988 (1988-06-14)		
	* column 6, line 8 - column 8, line 32 *		

X	US 3 573 485 A (BALLARD DELBERT L) 6 April 1971 (1971-04-06)	1-3,25	
A	* column 3, line 56 - column 4, line 23; claims 3,9 *	4-13	

A	US 4 751 677 A (FORSSELL PER N ET AL) 14 June 1988 (1988-06-14)	1-13	
	* column 6, line 8 - column 8, line 32 *		

			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			G11C
The present search report has been drawn up for all claims			
Place of search		Date of completion of the search	Examiner
The Hague		21 April 2004	Degraeve, L
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

EPO FORM 1503 (3.82 (PO4C01))

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 03 07 5105

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

21-04-2004

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0293231	A	30-11-1988	US 4887236 A	12-12-1989
			EP 0293231 A2	30-11-1988
			JP 63306599 A	14-12-1988

US 4751677	A	14-06-1988	JP 1756603 C	23-04-1993
			JP 4047395 B	03-08-1992
			JP 63136386 A	08-06-1988

US 3573485	A	06-04-1971	NONE	

US 4751677	A	14-06-1988	JP 1756603 C	23-04-1993
			JP 4047395 B	03-08-1992
			JP 63136386 A	08-06-1988

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82